SEP-21-2005 WED 04:33 PM AMD

FAX NO. 4087493851

P. 02

RECEIVED
CENTRAL FAX CENTER

SEP 2 2 2005

Atty. Dkt. No 039153-5002 (G0166)

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Xiang, Qi

Title:

INTEGRATED CIRCUIT WITH TWO PILASE FUSE MATERIAL

AND METHOD OF USING AND

MAKING SAME

Appl, No.:

10/729,194

Filing Date:

12/5/2003

Examiner:

Khem D. Nguyen

Art Unit:

2812

# CERTIFICATE OF EXPRESS MAILING I hereby certify first correspondance is being depended with the United States Putal Services 27 C.F.R. § 1.10 on the date before and is addressed to: (States sentence for Patents, P.O. Box 1480, Alexandria, VA 22313-1438. (Expects stad Libral Number) (Printed Number) (Signature)

## DECLARATION UNDER 37 C.F.R. § 1.131

Mail Stop AMENDMENT Commissioner for Patents PO Box 1450 Alexandria, Virginia 22313-1450

Sir:

### I, Oi Xiang state and declare that:

- I am the sole inventor of Claims 12-19 and 22-34 currently pending in U.S. Patent Application No. 10/729,194 entitled "INTEGRATED CIRCUIT WITH TWO PHASE FUSE MATERIAL AND METHOD OF USING AND MAKING SAME" (heroinafter "the '194 application').
- 2. I understand that in an Office Action dated June 22, 2005, Claims 12-19 and 22-34 were rejected as being unpatentable based in part on U.S. Patent No. 6,703,680 to Toyoshima., entitled "Programmable Element Programmed by Changes in Resistance Due to Phase Transition" (hereinafter "Toyoshima").
- I understand based on the information provided on the front page of <u>Toyoshima</u> that <u>Toyoshima</u> was filed on December 31, 2001 as U.S. Patent Application No. 10/029,718.
- 4. At least by March 13, 2001, I conceived in the United States the ideas set forth in Claims 12-19 and 22-34 of the '194 application. Such conception is evidenced by the attached Exhibit A, which includes two invention disclosure forms pertaining to the subject matter of the present application dated March 13, 2001.

# BEST AVAILABLE COPY

SEP-21-2005 WED 04:33 PM AMD

FAX NO. 4087493851

P. 03

Atty. Dkt. No 039153-5002 (G0166)

- 5. Based on the conception of the ideas set forth in Claims 12-19 and 22-34 at least by March 13, 2001, the subject matter recited in Claims 12-19 and 22-34 was invented by me prior to the December 31, 2001 filing date of U.S. Patent Application No. 10/029,718.
- 6. I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are true, and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the patent application or any patent issuing therefrom.

Date: 9/2/ (05 By: Qi Xiang

·	
AND INVERTION DISCLOSURE L	egal mant TB# CTUIN Reo'd date  unnyvale x42110, return to NS 68. Texas x55964 return to MS 562. MAR 9 200
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
AMD division / department:	AMD TECH, LAW DEPT.
Technology to which the invention applies: HIP7/HIP8(F	
AMD product or process to which invention applies (if any	):K7/K8
Working title of invention: Poly NiSi Fuse Devices	
	·
Inventor's signature :	date :
Inventor's printed full name: Oi Xinag	Citizenship: China
Employee #: 24393 Extension: 44//1 Mail stop:1	143 Home terephone.(408) <u>317-0879</u>
Dept #: 7360 Division name: STG Supervisor: Ming	-Ren Lin Director Dave Kyser_VP: Craig Sander
Residence address: 1119 Thames Drive, San Jose, CA 951	29
Post Office address: Same as above	
·	
Co-Inventor's signature :  Co-Inventor's printed full name:	date :
Co-Inventor's printed full name:	Citizenship:
Employee #: Extension: Mail stop:	Home telephone:( )
Employee #: Extension: Mail stop:  Dept #: Division name: Supervisor:	Director VP:
Residence address:	
Post Office address:	
t ost Office addicess.	
Co-Inventor's signature :	date :
Co-Inventor's printed full name:	Citizenship:
Employee #: Extension: Mail ston:	Home telephone:( )
Employee #: Extension: Mail stop:  Dept #: Division name: Supervisor:	Director VP:
Residence address:	VI
Post Office address:	
	. (2 - 2 1/- 1
$\mathcal{L}_{\mathcal{L}}$	18-749-477/
	$\mathcal{U}_{-} \mid T \mid T$
(	, ( , , , , , , , , , , , , , , , , , ,
List on additional sheet if there are more Co-Inventors and	list total number of inventors here:
List on additional sheet if there are more Co-inventors and	nat total number of inventors here.
None of a second Detect A Visiting and section Addresses	. :Flanavam
Name of requested Patent Application preparation Attorney	, ii known,
100	
Witness 1 initial: 1pm Witness 2 initial: 1ll.	Tabibit A
The state of the s	EXIIIbit &
	Deco. I

Legal Dept 1976

Sunnyvale x42110, return to MS 68,

Reo'd date

Texas x55964 return to MS 562

Identify known related art (patents, publications, products): Conventionally, people use EEPROM, Laser, oxide antifuse device and poly silicide (CoSi2/TiSi2) fuse device to form the discretionary connection function of a fuse device.

State the problem solved by this invention: This invention provide a small, nondestructive, process compatible and low voltage NiSi fuse device.

Brief description and/or sketch of invention (please attach copies of AMD patent notebook pages, reports or drawings):

In integrated circuits including CMOS ICs, it is often desirable to be able to permanently store L information, or to form permanent connections on the circuits after it is manufactured. Fuse or devices forming fusible connection are frequently used for this purpose. Fuses can be used to program redundant elements to  $\mathcal{L}$ replace identical defective elements. Fuses can also be used to store die identification number or other\_\_\_ information, or to adjust the speed of a circuit by adjusting the resistance of the signal path.

The conventional fuse devices, like EEPROM and oxide antifuse, need either thick oxide to sustain a charge on the floating node or much higher voltages than normal operating voltage supply, which are not viable for use on many of latest process technologies. Other conventional fuse devices, like the one is programmed ' using a laser to open link after the semiconductor device is processed and passivated, not only need extra processing step to blow and precise alignment to focus but also result in damages to the device and passivation layers.

Agglomeration of poly silicide has also been used to program fuse devices using CoSi2 and TiSi2. For  $\cup$ the CoSi2 and TiSi2 poly fuse devices, a relatively high programming voltage is needed to generate enough heat and agglomerates the silicides.

This invention provides a small, nondestructive, process compatible and low voltage fuse device. As shown in Fig.1, a fusible link device is disposed on poly silicon that is on the top of a thick insulator films (SiO2 or SiN) on semiconductor substrate. The fusible link device of the invention has a fresh non-programmed resistance and includes a nickel mono-silicide (NiSi) layer on top of poly silicon layer. The NiSi layer is formed Ly on the doped or undoped poly silicon layer. The electrical discontinuity is formed due to change of silicide C phase from NiSi into high resistivity phase of nickel disilicide (NiSi2) when programming current is applied, such that the resistance of the fusible link device can be selectively increased to a higher programmed resistance. Because the NiSi layer has much lower sheet resistance than the NiSi2 layer, the resistance of the  $\mathcal L$ fuse device increases accordingly. For instance, the sheet resistance of NiSi layer is typically 1-5 Ohms/sq. and the sheet resistance of NiSi2 layer is 10-40 Ohms/sq. This translates to resistance increase of about 10 times after programming.

For conventional CoSi2 and TiSi2 fuse devices, the programming is based on silicide agglomeration. For NiSi fuse devices, the programming is based on phase change from NiSi to NiSi2. The energy used for L phase change is much less than for agglomeration. As a result, the programming voltage of the NiSi fuse device is the much smaller as compared to conventional CoSi2 and TiSi2 fuse devices. The actual voltage depends on NiSi thickness and the sizes of the fuse structure. The low programming voltage makes this fuse device ideal for use in present IC process technologies that designed for low voltage applications.

Witness 1 initial:

Witness 2 initial:

Sunnvale x42110. return to MS		AVAPINIZEN (ACNIDISTRI)	Sunnyvale x42110, return to MS 6
-------------------------------	--	-------------------------	----------------------------------

Real of date

Texas x55964 return to MS 562

The programming can be done without generating destructive damages in overlying dielectrics and underlying silicon layer. Thus the fuse structure does not have to be exposed to the air to be programmed as for some prior art fuse devices.

The size of the fuse structure can be the minimum width of the active region that design rules allow and can vary with different process technologies, STI space considerations, proximity effect, and other fuse design requirements. The number of contacts on fuse can vary although six contacts are shown in Fig.1. Multiple contacts in parallel may be used to reduce contact resistance and ensure that overheating will not occur within the contact vias.

Fig. 2 illustrates a side view of an example of the fusible connection device. The fuse device is disposed on poly Si on field oxide (SiO2) and is usually part of a larger integrated circuit device. The poly silicon layer could be undoped, P-type doped or N-type doped. In fact, the profile of the doping layer could be controlled so that it is totally consumed during the silicidation to keep the high resistance of silicon layer.

As shown in the figure, the proposed fuse device has additional advantage of being small and thus, inexpensive in silicon space. Furthermore, the process of this fuse device is compatible with conventional and does not require additional process steps. This will contribute to low cost for this fuse device.

This fuse device is not only good for bulk MOS technologies, but also suitable for other technologies especially SOI. In fact, in SOI as shown in Fig. 3.



Fig.1. Top view of the proposed silicon silicide fuse device. The silicide layer is disposed on a silicon layer and programmed through contacts at each side.

Witness 1 initial: Fpm

Witness 2 initial: ALL

	C C C C C C C C C C C C C C C C C C C	
AMD INVENTION DISCLOSURE	了高利力學 1D#	Rec'd date
and a retuing a service of the servi	Sunnyvale x42110, return to MS 68,	Texas x55964 return to MS 562




Fig. 2. A side view of the proposed silicon silicide fuse connection device for bulk technologies. The silicon layer can be doped, partial doped or undoped.




Fig. 3. A side view of the proposed NiSi fuse connection device on SOI. The poly-Si layer can be doped, partial doped or undoped.

Witness 1 initial: 10 Witness 2 initial: 11

# **RECEIVED CENTRAL FAX CENTER**

NO.504 P.19/26

SEP 2 2, 2005 - 1

AMD INVENTION DISC	LOS VILLE	Legal Dept ID#_		Rec'd date	
A. L. Araba (alta all Alaska Link)		Sunnyvale x42110, r	eturn to MS 68,	Texas x55964 return to MS 562	
Advantages (check all that apply):	-r_,	, <u>, , , , , , , , , , , , , , , , , , </u>	1.0		
☐ avoids existing patent(s)	☐ improves prec			s manufacturing	
new function	☐ improves accu		☐ improves wear characteristic		
☐ improves density	☐ improves effic	iency	☐ improves signal to noise ratio		
☐ increases operating speed	☐ fewer compon	<del></del>	0	0	
☐ improves reliability	☐ reduces cost of	f manufacturing			
Discussion of advantage of the inv (emphasize technical advance in th	e art as measured a		·	· ·	
Date of first written description* or	f invention:	First external disc			
Date of first drawing*:		Date of first exter	nal disclosur	re, none	
Date invention first reduced to pract	ctice:				
	·	External disclosure under NDA* No   Yes			
Made by (name):	<u>_</u>	First external disclosure or use by: presentation		e by: presentation □,	
Tested by (name):			ncement $\square$ , sample $\square$ , sale $\square$ , offer for sale $\square$		
Date of first computer simulation:  Date of Non-Disclosure			ment*, if any:		
Date of first successful test:	* * * * * * * * * * * * * * * * * * * *				
Country:		Publication name:			
* attach copy if possible Date of first commercial use:					
Does plan exist to publish, disclose Invention was conceived, construct another company: No □ Yes □. Invention was jointly developed will fyes, Company name	ed or tested pursuan If yes, Company n	nt to the performanc		•	
,	P MARATH		Date: Employ	3/18/01 /ee #: 24853	
Witness 2 signature:	? e	·	Date:	3/13/01	
Printed name: MIKE LEE				ree #: <u>'25551.</u>	
And the Edwards in Victor Again	entile partment rev	iewer (Parent Acua	and date i		

			Sumyvals x42110, re	Redi	dano as x55964 return to	
DISCLOSURE 1	EVALUATION SEC	CTION (this page			as transational in	7 (415) 300
Explain:	ion add value to AM			(es□ No□		
	any related art? Ye			xplain:		
What application	do you foresee for	this invention?				<u> </u>
It should be: (A) (B) handled as a (D) further dev	ature;	rmal Dow Dpr (C) published in or	lority for patent app der to <u>block 2nd pa</u> Reviewer's pri	olication preparation arty patenting [], o	n, or	
<ul> <li>Identity of the lot the country of in Existence of pape</li> <li>Estimation of the Likelihood of ge</li> <li>Likelihood of a s</li> <li>Cost vs probable</li> <li>The more fundante</li> </ul>	CONSIDERATIONS For cally-based competitor interest. The series on topic of inventions effect on our business thing into a confrontation econd party designing the benefits: trivention using mental and broadly appeter limited-in-scope p	s or potential competition currently coming from if this technology were on in this country over around this invention, age should be provable plicable patents should	ors, and the users of lo m this country (the trive e put to use in this coun rights to this invention by inspection of produ	entor probably knows), stry by one or more of t sct.	those companies.	
	to be protected by f	1	7	7	· ·	
Japan 🗆	S.Korea	Taiwan 🗆	UK D	France	Germany	
Italy 🗆 NONE 🗆	Netherlands	Austria 🗆	Switzerland []	Belgium 🗆	Sweden	
	entercommendation pproves foreign fil	ing (signature)				

ZWATATAN MANYATAN PANYATAN PA		Leaving Tolla	
B. 12. 12. 12. 12. 12. 12. 12. 12. 12. 12	Lectrical and dien day	4	Texas x55964 return to M\$ 56
AMD division / department:		''('''	
Technology to which the invention app	lies: <u>HIP7/HIP8</u>	(Bulk/SOI)	AMD TECH, LAW DEPT
AMD product or process to which inve	ntion applies (if an	y): <u>K7/K8</u>	···
Working title of invention: NiSi Fuse	Device		
Inventor's signature :			date :
Inventor's printed full name:	Oi Xinag	Citizen	ship: China
Inventor's signature: Inventor's printed full name: Employee #: 24395 Extension: 44	771 Mail stop:	143 Home telephone:(4	08)517-0879
Dept #: 7360 Division name; STG	Supervisor: Mir	ng-Ren Lin Director_Dave	Kyser VP: Craig Sander
Residence address: 1119 Thames Driv			
Post Office address: S			
•			
Co-Inventor's signature : Co-Inventor's printed full name:			' date :
Co-Inventor's printed full name:	- • • • • • • • • • • • • • • • • • • •		'itizenshin'
Employee # Extension:	Mail eton:	Home telephone	)
Employee #: Extension: Dept #: Division name:	Man swp	Home telephone.(	)VP:
Dept #:Division name;	Supervisor:	Director	VF
Residence address:			
Post Office address:			
Co Ynyonton's signature :			date :
Co-Inventor's signature : Co-Inventor's printed full name:	······································		itizanchin
Co-inventor's printed full name:	N Call man	YYoma talashasar(	ruzensmp
Employee #: Extension: Dept #: Division name:	iviaii stop:	Home telephone:(	)
Dept #:Division name:	Supervisor:	Director	VP:
Residence address:			
Post Office address:	•		
List on additional sheet if there are mor	e Co-Inventors and	l list total number of invent	tors here:
Name of requested Patent Application p	renaration Attorna	y ifknown	
- Imma on sad sansas y seems y physicanting			
	_		
Witness 1 initial: 1PM Witness 2 i	nitial: AHP		
Withess I minute. Withess 21	muai, - V L.		
	A SPORT OF THE PROPERTY.		
MS to DE TOP BOTH A POPE A COUNTY OF THE PROPERTY OF		STATE OF THE PARTY	Fage 1

MDIME		

Legal Denti Lin

Roo'd date

Sunnyvale x42110, return to MS 68,

Texas x55964 return to MS 562

Identify known related art (patents, publications, products): Conventionally, people use EEPROM, Laser, oxide antifuse device and poly silicide (CoSi2/TiSi2) fuse device to form the discretionary connection function of a fuse device.

State the problem solved by this invention: This invention provide a small, nondestructive, process compatible and low voltage NiSi fuse device.

Brief description and/or sketch of invention (please attach copies of AMD patent notebook pages, reports or drawings):

In integrated circuits including CMOS ICs, it is often desirable to be able to permanently store information, or to form permanent connections on the circuits after it is manufactured. Fuse or devices forming fusible connection are frequently used for this purpose. Fuses can be used to program redundant elements to replace identical defective elements. Fuses can also be used to store die identification number or other information, or to adjust the speed of a circuit by adjusting the resistance of the signal path.

The conventional fuse devices, like EEPROM and oxide antifuse, need either thick oxide to sustain a charge on the floating node or much higher voltages than normal operating voltage supply, which are not viable for use on many of latest process technologies. Other conventional fuse devices, like the one is programmed using a laser to open link after the semiconductor device is processed and passivated, not only need extra processing step to blow and precise alignment to focus but also result in damages to the device and passivation layers.

This invention provides a small, nondestructive, process compatible and low voltage fuse device. As shown in Fig.1, a fusible link device is disposed on a semiconductor substrate. The fusible link device of the invention has a fresh non-programmed resistance and includes a nickel mono-silicide (NiSi) layer on top of silicon active layer. The NiSi layer is formed on the doped or undoped silicon layer. The electrical discontinuity is formed due to change of silicide phase from NiSi into high resistivity phase of nickel disilicide (NiSi2) when programming current is applied, such that the resistance of the fusible link device can be selectively increased to a higher programmed resistance. Because the NiSi layer has much lower sheet resistance than the NiSi2 layer, the resistance of the fuse device increases accordingly. For instance, the sheet resistance of NiSi layer is typically 1-5 Ohms/sq. and the sheet resistance of NiSi2 layer is 10-40 Ohms/sq. This translates to resistance increase of about 10 times after programming.

For conventional CoSi2 and TiSi2 fuse devices, the programming is based on silicide agglomeration. For NiSi fuse devices, the programming is based on phase change from NiSi to NiSi2. The energy used for phase change is much less than for agglomeration. As a result, the programming voltage of the NiSi fuse device is the much smaller as compared to conventional CoSi2 and TiSi2 fuse devices. The actual voltage depends on NiSi thickness and the sizes of the fuse structure. The low programming voltage makes this fuse device ideal for use in present IC process technologies that designed for low voltage applications.

The programming can be done without generating destructive damages in overlying dielectrics and underlying silicon layer. Thus the fuse structure does not have to be exposed to the air to be programmed as for some prior art fuse devices.

Witness 1 initial: 17 Witness 2 initial: 1.

The size of the fuse structure can be the minimum width of the active region that design rules allow and can vary with different process technologies, STI space considerations, proximity effect, and other fuse design requirements. The number of contacts on fuse can vary although six contacts are shown in Fig.1. Multiple contacts in parallel may be used to reduce contact resistance and ensure that overheating will not occur within the contact vias.

Fig. 2 illustrates a side view of an example of the fusible connection device. The fuse device is disposed on silicon substrate and is usually part of a larger integrated circuit device. The silicon layer could be undoped, P-type doped or N-type doped. In fact, the profile of the doping layer could be controlled so that it is totally consumed during the silicidation to keep the high resistance of silicon layer.

As shown in the figure, the proposed fuse device has additional advantage of being small and thus, inexpensive in silicon space. Purthermore, the process of this fuse device is compatible with conventional and does not require additional process steps. This will contribute to low cost for this fuse device.

This fuse device is not only good for bulk MOS technologies, but also suitable for other technologies especially SOI. In fact, in SOI as shown in Fig.3.



Fig.1. Top view of the proposed silicon silicide fuse device. The silicide layer is disposed on a silicon layer and programmed through contacts at each side.

# AMD INVENTION DISCLOSURE Legal Dept 1D# Rec'd date Sunnyvale x42110, return to MS 68, Texas x55964 return to MS 562




Fig. 2. A side view of the proposed silicon silicide fuse connection device for bulk technologies. The silicon layer can be doped, partial doped or undoped.




Fig. 3. A side view of the proposed NiSi fuse connection device on SOI. The silicon layer can be doped, partial doped or undoped.

Witness 1 initial: 1 Witness 2 initial:

### SEP.22.2005 3:15PM 33RD FLOOR

# RECEIVED CENTRAL FAX CENTER

NO.504 P.25/26

SEP 2 2 2005,

Enviorante de la constitución de l			the c'd date
दिश्यम् । द्रान्त्रम् । त्रान्त्रम् । त्रान्त्रम् । त्रान्त्रम् । त्रान्त्रम् । त्रान्त्रम् । त्रान्त्रम् । त्	Managar (Berganan managara)	Sunnyvale x42110, n	
Advantages (check all that apply)			To the same fragming
☐ avoids existing patent(s)	improves precis		☐ simplifies manufacturing
D new function	☐ improves accur		☐ improves wear characteristic
☐ improves density	☐ improves effici		☐ improves signal to noise ratio
☐ increases operating speed	☐ fewer compone		
☐ improves reliability	☐ reduces cost of	imanufacturing	
Discussion of advantage of the inv	the art as measured ag	against known art):	
Date of first written description*	of invention:		closure to (name):
Date of first drawing*:		Date of first exter	mal disclosure, none
Date invention first reduced to pra	ectice:	D. A.	×
	<del></del>	1	re under NDA* No 🗆 Yes 🗆
Made by (name):		•	closure or use by: presentation D,
Tested by (name):	1		], sample □, sale □, offer for sale □
Date of first computer simulation:	•		closure Agreement*, if any:
Date of first successful test:		Date of first publi	
Country:		Publication name	
* attach copy if possible		Date of first com	mercial use:
Does plan exist to publish, disclos	e or sell? If so, where	e and when?	
another company: No 🗆 Yes 🗆	i, If yes, Company na	name	ce of a development contract with
Invention was jointly developed wiff yes, Company name	vith participation of in	nventors from outsi	side AMD. : No □ Yes □.
I have read and understood this	disclosure and read	d and signed each	page of the attachments:
Witness 1 signature: Af Ma	nathe IT P. MARATI		Date: 3/8/01 Employee #: 24853
Printed name: Am 1	T P. MARAT	ਮ-ਫ	Employee #: 24853
Witness 2 signature:	<u>L-l</u>		Date: 3/13/51 Employee #: 25573.
Printed name: MIKE L	LEC		Employee'#:_ '2559 3.

			Sunnyvale x42110, n		date
DISCLOSURE E	VALUATION SEC	CTION (this pa	ge used by Reviewer		
	on add value to AM	•	roperty portfolio?	Yes D No D	
Do you know of	any related art? Ye	s□ No□ If yes	attach a copy and e	xplain:	
What application	do you foresee for	this invention?			
It should be: (A) (B) handled as a t (D) further deve	given <u>high                                  </u>	mal <u>low </u> p C) published in	s not ☐ recommend riority for patent apporder to block 2nd parent Reviewer's pr	olication preparation arty patenting	or
<ul> <li>Identity of the lother country of interest the country of interest the Existence of papers the Estimation of the Likelihood of as Cost vs probable</li> <li>The more fundant</li> </ul>	terest. ers on topic of inventio e effect on our business tting Into a confrontatio econd party designing e benefits: invention uso	s or potential compet n currently coming fi if this technology we on in this country ove around this invention age should be provab licable patents shoul	itors, and the users of lo om this country (the inv re put to use in this cout r rights to this invention	entor probably knows, ntry by one or more of	). Those companies.
			ations in foreign cou	intries checked be	low:
Japan 🗆	S.Korea	Taiwan 🗆	UK D	France	Germany 🗆
Italy	Netherlands	Austria 🗆	Switzerland □	Belgium  _	Sweden
NONE [		0			
VP or Designate a	pproves foreign fili	ng (signature)			

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

# **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
$\square$ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
Потик

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.